

IFNU421, IFNU422, IFNU423 Dual Matched N-Channel JFET

Features



- InterFET [N0001H Geometry](#)
- Low Leakage: 0.25 pA Typical
- Low Input Capacitance: 2.0 pF Typical
- High Input Impedance
- Replacement for U421, U422, U423
- RoHS Compliant
- SMT, TH, and Bare Die Package options.

Applications

- Low Leakage Input Buffer
- High Frequency Amplifier/Buffer
- Ultrahigh Impedance Pre-Amplifier
- Impedance Converters

Description

The -40V InterFET IFNU421, IFNU422, and IFNU423 JFET's are targeted for ultra high input impedance applications for differential amplification and impedance matching. Gate leakages are less than 1pA at room temperatures. The TO-78 package is hermetically sealed and suitable for military applications.



Product Summary

Parameters	IFNU421 Min	IFNU422 Min	IFNU423 Min	Unit
BV_{GSS} Gate to Source Breakdown Voltage	-40	-40	-40	V
I_{DSS} Drain to Source Saturation Current	60	60	60	μA
$V_{GS(off)}$ Gate to Source Cutoff Voltage	-0.4	-0.4	-0.4	V
G_{FS} Forward Transconductance	300	300	300	μS

Ordering Information Custom Part and Binning Options Available

Part Number	Description	Case	Packaging
IFNU421; IFNU422; IFNU423	Through-Hole	TO-78	Bulk
SMP421; SMP422; SMP423;	Through-Hole	SOIC8	Bulk
SMP421TR; SMP422TR; SMP423TR	7" Tape and Reel: Max 500 Pieces 13" Tape and Reel: Max 2,500 Pieces	SOIC8	Minimum 500 Pieces Tape and Reel
IFNU421COT; IFNU422COT; IFNU423COT	Chip Orientated Tray (COT Waffle Pack)	COT	400/Waffle Pack
IFNU421CFT; IFNU422CFT; IFNU423CFT	Chip Face-up Tray (CFT Waffle Pack)	CFT	400/Waffle Pack



Disclaimer: It is the Buyers responsibility for designing, validating and testing the end application under all field use cases and extreme use conditions. Guaranteeing the application meets required standards, regulatory compliance, and all safety and security requirements is the responsibility of the Buyer. These resources are subject to change without notice.

Electrical Characteristics

Maximum Ratings (@ T_A = 25°C, Unless otherwise specified)

Parameters	Value	Unit
V _{RGS} Reverse Gate Source and Gate Drain Voltage	-40	V
I _{FG} Continuous Forward Gate Current	50	mA
P _D Continuous Device Power Dissipation	400	mW
P Power Derating	3.2	mW/°C
T _J Operating Junction Temperature	-55 to 150	°C
T _{STG} Storage Temperature	-65 to 200	°C

Static Characteristics (@ T_A = 25°C, Unless otherwise specified)


Parameters	Conditions	IFNU421, IFNU422, IFNU423			Unit
		Min	Typ	Max	
V _{(BR)GSS} Gate to Source Breakdown Voltage	I _G = -1μA, V _{DS} = 0V	-40	-60		V
BV _{G1G2} Gate to Gate Breakdown Voltage	I _G = -1μA, I _D = 0A, I _S = 0A	±40			V
I _{GSS} Gate to Source Reverse Current	V _{GS} = -20V, V _{DS} = 0V, T _A = 25°C V _{GS} = -20V, V _{DS} = 0V, T _A = 125°C			-1 -1	pA nA
I _G Gate Operating Current	V _{DS} = 10V, I _D = 30μA, T _A = 25°C V _{DS} = 10V, I _D = 30μA, T _A = 125°C			-0.25 -250	pA pA
V _{GS(OFF)} Gate to Source Cutoff Voltage	V _{DS} = 10V, I _D = 1nA	-0.4		-2	V
V _{GS} Gate Source Voltage	V _{DS} = 10V, I _D = 30μA			-1.8	V
I _{DSS} Drain to Source Saturation Current	V _{DS} = 10V, V _{GS} = 0V (Pulsed)	60		1000	μA

Dynamic Characteristics (@ T_A = 25°C, Unless otherwise specified)

Parameters	Conditions	IFNU421, IFNU422, IFNU423			Unit
		Min	Typ	Max	
G _{FS} Forward Transconductance	V _{DS} = 10V, V _{GS} = 0V, f = 1kHz	300		1500	μS
G _{OS} Output Conductance	V _{DS} = 10V, I _D = 30μA, f = 1kHz			3	μS
C _{iss} Input Capacitance	V _{DS} = 10V, V _{GS} = 0V, f = 1MHz			3	pF
C _{rss} Reverse Capacitance	V _{DS} = 10V, V _{GS} = 0V, f = 1MHz			1.5	pF
e _n Equivalent Circuit Input Noise Voltage	V _{DS} = 10V, I _D = 30μA, f = 10Hz		20	70	nV/√Hz
NF Noise Figure	V _{DS} = 10V, I _D = 30μA, f = 10Hz, R _G = 10MΩ			1	dB
V _{GS1} - V _{GS2} Differential Gate Source Voltage	V _{DS} = 10V, I _D = 30μA			10 15 25	mV
$\frac{ V_{GS1} - V_{GS2} }{\Delta T}$ Differential Gate Source Voltage with Temperature	V _{DS} = 10V, I _D = 30μA T _A = -55°C, T _B = 25°C, T _C = 125°C			1 2.5 5	mV/°C
CMRR Common Mode Rejection Ratio	V _{DD} = 10V to 20V, I _D = 30μA	90 80 80			dB


TO-78 Mechanical and Layout Data

Package Outline Data



1. All linear dimensions are in millimeters.
2. Eight leaded device. Not all leads are shown in drawing views.
3. Some package configurations will not populate pin 8 and/or pin 4.
4. Package weight approximately 0.44 grams
5. Bulk product is shipped in standard ESD shipping material
6. Refer to JEDEC standards for additional information.



Suggested Through-Hole Layout



1. All linear dimensions are in millimeters.
2. Pads 8 and/or pad 4 can be eliminated for devices with less pins.
3. The suggested land pattern dimensions have been provided as an eight pin bent lead reference only. A more robust pattern may be desired for wave soldering or reduced pin count.


SOIC8 Mechanical and Layout Data

Package Outline Data



1. All linear dimensions are in millimeters.
2. Package weight approximately 0.21 grams
3. Molded plastic case UL 94V-0 rated
4. For Tape and Reel specifications refer to InterFET CTC-021 Tape and Reel Specification, Document number: IF39002
5. Bulk product is shipped in standard ESD shipping material
6. Refer to JEDEC standards for additional information.

Suggested Pad Layout



1. All linear dimensions are in millimeters.
2. The suggested land pattern dimensions have been provided for reference only. A more robust pattern may be desired for wave soldering.